{"owner":"dpretet","github":"https://github.com/dpretet","claimed":false,"inventory":[],"indexed":[{"repo":"dpretet/svlogger","github":"https://github.com/dpretet/svlogger","description":"SystemVerilog Logger","language":"SystemVerilog","stars":19,"topics":["verilog","systemverilog","fpga","asic","logging","logger","class","simulation","hdl","icarus"],"license":"MIT","category":"analytics"}],"how_to_buy":"GET /r/dpretet/<repo> (Accept: application/json) for any listed repo here: tree, README, price and the checkout to pay (x402; rehearse first at its test twin, simulated money). Repos under 'indexed' are free: clone them from GitHub."}