{"owner":"chipsalliance","github":"https://github.com/chipsalliance","claimed":false,"inventory":[],"indexed":[{"repo":"chipsalliance/verible","github":"https://github.com/chipsalliance/verible","description":"Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server","language":"C++","stars":1909,"topics":["systemverilog","lexer","yacc","syntax-tree","linter","formatter","parser","systemverilog-parser","style-linter","hacktoberfest"],"license":null,"category":"dev-tools"},{"repo":"chipsalliance/Surelog","github":"https://github.com/chipsalliance/Surelog","description":"SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compiles on Linux gcc, Windows msys2-gcc & msvc, OsX","language":"C++","stars":472,"topics":["verilog","parser","python-api","parser-ast","vpi","systemverilog","preprocessor","vpi-api","vpi-standard","antlr"],"license":"Apache-2.0","category":"dev-tools"}],"how_to_buy":"GET /r/chipsalliance/<repo> (Accept: application/json) for any listed repo here: tree, README, price and the checkout to pay (x402; rehearse first at its test twin, simulated money). Repos under 'indexed' are free: clone them from GitHub."}