{"owner":"Nic30","github":"https://github.com/Nic30","claimed":false,"inventory":[],"indexed":[{"repo":"Nic30/hwt","github":"https://github.com/Nic30/hwt","description":"VHDL/Verilog/SystemC code generator, simulator API written in python/c++","language":"Python","stars":226,"topics":["verilog","vhdl","fpga","hls","simulator","hcl","uvm","systemverilog","codegenerator","codegen"],"license":"MIT","category":"dev-tools"}],"how_to_buy":"GET /r/Nic30/<repo> (Accept: application/json) for any listed repo here: tree, README, price and the checkout to pay (x402; rehearse first at its test twin, simulated money). Repos under 'indexed' are free: clone them from GitHub."}